搜索资源列表
PIPE_LINING_CPU_TEAM_24
- 采用Quatus II编译环境，使用Verilog HDL语言编写实现了五段流水线CPU。 能够完成以下二十二条指令（均不考虑虚拟地址和Cache，并且默认为小端方式）： add rd,rs,rt addu rd,rs,rt addi rt,rs,imm addiu rt,rs,imm sub rd,rs,rt subu rd,rs,rt nor rd,rs,rt xori rt,rs,imm clo rd,rs clz rd,rs slt rd,rs,rt sltu rd,
mcpu_1.06b
- MCPU is a minimal cpu aimed to fit into a 32 Macrocell CPLD - one of the smallest available programmable logic devices. While this CPU is not powerful enough for real world applications it has proven itself as a valuable educational tool. The source
mipsfinal
- 用vhdl设计的一个mips小型cpu，不带流水，有r类，i类，j类指令都有~·-Using vhdl design a mips small cpu, with no running water, there are r class, i type, j class instruction have ~*
CPU
- 利用VHDL语言 开发设计一个小型CPU -Development and design using VHDL, a small CPU
test_cpu
- 自己编的小型CPU，可执行简单的代码，作为对开发CPU的尝试。里面包含ROM和CPU。CPU通过状态机执行指令。在Modelsim中仿真通过。-Small VHDL CPU,as a example for developing CPU. It is simulated by Modelsim.
intheend
- VHDL设计CPU完整版的VHDL实验程序和下载到实验台上的程序 可能有一些小的错误需要自己调整一下 包括取值、运算、存出、写回和控制几大模块-The full version of the VHDL design CPU VHDL experimental procedures and downloaded to the experimental stage, the program may have some small errors need to adjust the values, c
procesador_1
- VHDL project of a small CPU
CPU_VHDL
- 这是实现一个8位和16位cpu的VHDL代码，虽然支持的指令比较少只有20多条，但对于学习CPU的布线架构很有帮助-This is achieved by an 8-bit and 16-bit cpu VHDL code, although only a relatively small instruction support more than 20, but for learning routing architecture CPU helpful